Abstract: Advanced Encryption Standard (AES) is an algorithm, which is used to protect data, which uses cipher key in order to protect the data block. However this is vulnerable to Differential Power Attack (DPA) . In order to protect AES from DPA attack we can use masked AES technique, which is implemented in this paper. In first order masked AES we are removing the correlation between the intermediate result and the secret key. One of the main drawback of this method is large area consumption. We can alleviate this problem by introducing randomness in to it by using LFSR. The comparison between both the architectures are made on the basis of the power rating estimated using Xilinx ISE tool.
Introduction
One of the relatively recent and very powerful form of attack against cryptographic devices are physical attacks. Physical attacks are mainly side channel attacks, which exploits the side channel information mainly time, power consumption and electromagnetic emission. When the attack is based on the power consumption, it is mainly called Power Analysis Attack. It is very powerful which does not require the detailed knowledge of the implementation of the device. Differential Power Analysis has become a major threat to crypto chips since it can effectively extract the secret key. There are several methods to resist the DPA attack, but most of the techniques require large hardware and time consuming. DPA attack can extract the secret key using the power consumption information.
In order to prevent the attack of AES against DPA attack we can use the method of randomness, which randomizes all the intermediate results that occur during the computation of the algorithm. This can be done by adding random values to the intermediate results and this is often called masking. In this paper we are dealing with the first order masked AES its disadvantageous and further improvement that could be made in this masking. We must remove the correlation between the intermediate value and the secret key in order to resist the DPA attack. One of the disadvantage of the masked AES is the area required. It is more complicated due to the extra area required to perform the masking fuhnctions. In masking functions the intermediate value is concealed by XOR ing with mask which is random value.
It has been proposed that the first order masked AES has been successfully attacked by higher order attacks. They can successfully retrieve the private key using second order DPA attack. Refined DPA attack can secretly retrieve the secret key. Masking is a common method used to prevent differential power analysis (DPA) attack. However, firstorder masking cannot prevent higher-order DPA attacks.
Higher-order masking should be implemented. Hardware accelerator based higher-order masking has performance higher, but it uses large area. General purpose processor (GPP) based higher-order masking is efficient in area, but it is not able to meet performance requirements.
Literature Survey
The literature survey focuses its attention towards AES, to utilize under low power consumption, security enhancement, better performance and greater efficiency. Karri, Wu, K., Mishra, and Kim, (2002) found Error Detection Schemes for Fault-Based Side-Channel Cryptography of Block Ciphers which are symmetric in nature . They presented algorithm level, round level, and operation level CED (Concurrent Error Detection) architectures for block ciphers which are symmetric in nature. The algorithm was independent in nature and can be applied to almost any block cipher which are symmetric. The proposed scheme presents moderate area overhead and interconnects to produce permanent as well as transient fault tolerance. This technology assumes that the key RAM, comparator, or both encryption and decryption modules simultaneously are not under attack or faulty
The implementation capability in VLSI environment is also studied and analyzed in depth. Farhadian.A and Aref.M.R (2009) presented good method for simplifying and approximating the s-boxes based on power functions . This paper deals with cipher algorithms, power functions over finite fields and special inversion functions have a good role in the S-box design structure. A new systematic effective method is introduced to crypt analyze such S-boxes. This method is very simple and does not need any attempt and can be considered as a quick criterion to find some simple calculations. Using this new method, approximations can be obtained for advanced encryption standard (AES) like Sboxes, such as AES. Finally as an application of this method, a simple linear approximation for AES S-box is introduced. Generally, it needs 6 byte random values to mask a 128-bit AES . This masking method is known as first-order asking. It might be broken by higher-order DPA attacks.
Masked AES was simulated in MODELSIM SE 6.3f The power rating has been estimated using Xilinx ISE 8.1 and the total estimated power consumption was found to be 571mw.The major drawback here in the existing method that is first order masked AES, we need 128 bit XOR gates so the total number of gates become more than 10,000 nearly 20,000
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Instead of using this XOR gate we will go for new method of randomness using LFSR ie Linear Feedback Shift Register. n. Linear feedback shift registers (LFSRs) provide an economical, fast, and efficient method for generating a wide variety of pseudorandom sequences. A different architecture that incorporates a true random number generator is proposed not only to counteract the DPA attack but also we can generate a true sequence which is random. With the proposed architecture, the AES engines security level can be further enhanced while the area overhead can be also reduced. The DPA attack correlation between the leaked power information can be calculated using the statistical analysis and the predicted power consumption. Noises can be removed by statistical analysis and therefore, the DPA attack can still be successfully do even in a noisy environment .The secret key of a cryptographic circuit can be is closed from the correlation index of the analysis result.
. The power rating has been estimated using Xilinx ISE 8.1 and the total estimated power consumption was found to be 506mw.
Inferences
Power is calculated in milli Watt (mW) and the comparison is calculated. The table 1 gives the power of both architectures. It shows that modified AES requires minimal power. Here power is reduced by several mW using proposed architecture when compared to existing architecture which is based on the LFSR based AES provides a good amount of reduction in power consumption. This method is capable to bring down the power from 571mw to 506mW and moreover, it limits the use of the resources
Future Scope
This new encryption algorithm would be unclassified and had to be "capable of protecting sensitive government information well into the next century." It was to be easy to implement in hardware and software, as well as in restricted environments (for example, in a smart card) and offer good defenses against various attack techniques
Conclusion
The performance of DPA resistant AES is improved by using first order masked AES. The problem with the masked AES is the number of gates used is nearly 20,000 which is fairly large and thus increasing the area . The power consumption is also fairly large. The number of XOR gates used in masked AES is numerous .since the XOR gates have only two inputs, here in masked AES we are using 128 bits XOR gates. Thus the number of gates is large. In order to remove this difficulty we adopt a new method , we introduced randomness in to the AES engines by introducing LFSR's. The 128 bit key word is divided into 16 8-bit sub keys by using LFSR's. Thus the randomness is introduced in to the key. From here the 8-bit sub keys are grouped to form 16 bit and given to FIBONACCI LFSR and GALOIS LFSR in order to increase the randomness. Thus the key is shuffled properly. Since the number of gates is drastically reduced here there is sufficient improvement in reducing the area. The total number of gate used here is nearly 10,000 instead of 20,000 earlier and the power consumption drastically reduced which is proven by the simulation results.
